Digital-domain calibration of multistep analog-to-digital converters
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 27 (12) , 1679-1688
- https://doi.org/10.1109/4.173093
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- A 10-b 20-Msample/s analog-to-digital converterIEEE Journal of Solid-State Circuits, 1992
- A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOSIEEE Journal of Solid-State Circuits, 1991
- A 12-bit, 1-MHz, two-step flash ADCIEEE Journal of Solid-State Circuits, 1989
- A 10-bit 5-Msample/s CMOS two-step flash ADCIEEE Journal of Solid-State Circuits, 1989
- A 10-bit 20-MHz two-step parallel A/D converter with internal S/HIEEE Journal of Solid-State Circuits, 1989
- A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converterIEEE Journal of Solid-State Circuits, 1988
- A pipelined 13-bit 250-ks/s 5-V analog-to-digital converterIEEE Journal of Solid-State Circuits, 1988
- A self-calibrating 15 bit CMOS A/D converterIEEE Journal of Solid-State Circuits, 1984
- An untrimmed DAC with 14b resolutionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- An error-correcting 14b/20 µ s CMOS A/D converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981