Characterizing the effects of transient faults on a high-performance processor pipeline
Top Cited Papers
- 1 January 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The progression of implementation technologies into the sub-100 nanometer lithographies renew the importance of understanding and protecting against single-event upsets in digital systems. In this work, the effects of transient faults on high performance microprocessors is explored. To perform a thorough exploration, a highly detailed register transfer level model of a deeply pipelined, out-of-order microprocessor was created. Using fault injection, we determined that fewer than 15% of single bit corruptions in processor state result in software visible errors. These failures were analyzed to identify the most vulnerable portions of the processor, which were then protected using simple low-overhead techniques. This resulted in a 75% reduction in failures. Building upon the failure modes seen in the microarchitecture, fault injections into software were performed to investigate the level of masking that the software layer provides. Together, the baseline microarchitectural substrate and software mask more than 9 out of 10 transient faults from affecting correct program execution.Keywords
This publication has 14 references indexed in Scilit:
- Modeling the effect of technology trends on the soft error rate of combinational logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 1.3GHz fifth generation SPARC64 microprocessorPublished by Association for Computing Machinery (ACM) ,2003
- AR-SMT: a microarchitectural approach to fault tolerance in microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On latching probability of particle induced transients in combinational networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effects of transient gate-level faults on program behaviorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Memory dependence prediction using store setsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 600 MHz superscalar RISC microprocessor with out-of-order executionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Detailed design and evaluation of redundant multithreading alternativesACM SIGARCH Computer Architecture News, 2002
- Attenuation of single event induced pulses in CMOS combinational logicIEEE Transactions on Nuclear Science, 1997
- A gate-level simulation environment for alpha-particle-induced transient faultsIEEE Transactions on Computers, 1996