Punch-through currents in P+NP+ and N+PN+ sandwich structures—I: Introduction and basic calculations
- 30 September 1981
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 24 (9) , 805-814
- https://doi.org/10.1016/0038-1101(81)90095-2
Abstract
No abstract availableKeywords
This publication has 25 references indexed in Scilit:
- The punchthrough device as a passive exponential load in fast static bipolar RAM cellsIEEE Journal of Solid-State Circuits, 1979
- Short-channel MOSFETs in the punchthrough current modeIEEE Journal of Solid-State Circuits, 1979
- Submicron channel MOSFET's logic under punchthroughIEEE Journal of Solid-State Circuits, 1978
- Design concepts of high energy punchthrough structuresIEEE Transactions on Electron Devices, 1976
- Multilevel random-access memory using one transistor per cellIEEE Journal of Solid-State Circuits, 1976
- JFET optical detectors in the charge storage modeIEEE Transactions on Electron Devices, 1974
- Punchthrough currents in short-channel m.o.s.t. devicesElectronics Letters, 1973
- Small-signal characteristics of semiconductor punch-through injection and transit-time diodesSolid-State Electronics, 1973
- Small-signal design theory and experiment for the punch-through injection transit-time oscillatorSolid-State Electronics, 1973
- Transistor abnormalities as revealed by current-voltage characteristicsRadio and Electronic Engineer, 1969