2.44-GFLOPS 300-MHz floating-point vector-processing unit for high-performance 3D graphics computing
- 1 July 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (7) , 1025-1033
- https://doi.org/10.1109/4.848212
Abstract
A vector unit for high-performance three-dimensional graphics computing has been developed. We implement four floating-point multiply-accumulate units, which execute multiply-add operations with one throughput; one floating-point divide/square root unit, which executes division and square-root operations with six cycles at 300 MHz; and one vector general-purpose register file, which has 128 bits/spl times/32 words. The parallel execution of all units delivers a peak performance of 2.44 GFLOPS at 300 MHz.Keywords
This publication has 7 references indexed in Scilit:
- A high bandwidth superscalar microprocessor for multimedia applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A microprocessor with a 128 b CPU, 10 floating-point MACs, 4 floating-point dividers, and an MPEG2 decoderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A dual floating point coprocessor with an FMAC architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Vector unit architecture for emotion synthesisIEEE Micro, 2000
- 300 MHz design methodology of VU for emotion synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- Leading-zero anticipatory logic for high-speed floating point additionIEEE Journal of Solid-State Circuits, 1996
- Design of the IBM RISC System/6000 floating-point execution unitIBM Journal of Research and Development, 1990