An experimental 16-Mbit DRAM with reduced peak-current noise
- 1 October 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 24 (5) , 1191-1197
- https://doi.org/10.1109/JSSC.1989.572578
Abstract
An experimental 16-Mbit CMOS DRAM with die size of 8.52 X18.4 mm2 has been developed. A trenched and saddled stack capacitor (TSSC) cell was invented, and storage capacitance of 30fF was obtained in a cell size of 1.65 x 3.339 ?spl mu/m2. Peak-current noise on the power buses during the sense-amplifier latching is suppressed by distributing large numbers of pull-down and pull-up drivers in memory core arrays. Two 4-V internal Vcc converters are used separately for peripheral and core array circuits. The reference voltage generator employs a bandgap reference circuit whose temperature stability is better than conventional MOS diode references.Keywords
This publication has 11 references indexed in Scilit:
- A 45 ns 16 Mb DRAM with triple-well structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Stacked capacitor cells for high-density dynamic RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 3-dimensional stacked capacitor cell for 16 M and 64 M DRAMSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new stacked capacitor DRAM cell characterized by a storage capacitor on a bit-line structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A Twisted Bit Line Technique for Multi-Mb DramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- An Experimental 16mb Cmos dram Chip with a 100mhz Serial Read/Write ModePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- A 16mb Dram with an Open Bit-Line ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- An Experimental 16mb Dram with Transposed Data-Line StructurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- An experimental 4-Mbit CMOS DRAMIEEE Journal of Solid-State Circuits, 1986
- An experimental 1Mb DRAM with on-chip voltage limiterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984