An experimental 4-Mbit CMOS DRAM
- 1 October 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 21 (5) , 605-611
- https://doi.org/10.1109/jssc.1986.1052584
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Soft Error Rate Reduction in Dynamic Memory with Trench Capacitor Cell8th Reliability Physics Symposium, 1986
- A 1Mb CMOS DRAM with fast page and static column modesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A 1Mb DRAM with 3-dimensional stacked capacitor cellsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- An 85ns 1Mb DRAM in a plastic DIPPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A 90ns 1Mb DRAM with multi-bit test modePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- An experimental 1Mb DRAM with on-chip voltage limiterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- A corrugated capacitor cell (CCC) for megabit dynamic MOS memoriesIEEE Electron Device Letters, 1983
- Submicron VLSI memory circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Alpha-particle-induced field and enhanced collection of carriersIEEE Electron Device Letters, 1982
- A New Physical Mechanism for Soft Errors in Dynamic MemoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978