Test set selection for structural faults in analog IC's
- 1 July 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 18 (7) , 1026-1039
- https://doi.org/10.1109/43.771183
Abstract
No abstract availableKeywords
This publication has 23 references indexed in Scilit:
- Rapid Frequency-domain Analog Fault Simulation Under Parameter TolerancesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Test Vector Generation for Linear Analog DevicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Fault Detection And Input Stimulus Determination For The Testing Of Analog Integrated Circuits Based On Power-supply Current MonitoringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Fault-based automatic test generator for linear analog circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of robust test criteria in analog testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automated test pattern generation for analog integrated circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Detection of catastrophic faults in analog integrated circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Yield Simulation for Integrated CircuitsPublished by Springer Nature ,1987
- Band faults: Efficient approximations to fault bands for the simulation before fault diagnosis of linear circuitsIEEE Transactions on Circuits and Systems, 1982
- A Comparison of Three Methods for Selecting Values of Input Variables in the Analysis of Output from a Computer CodeTechnometrics, 1979