Harvesting through array partitioning: a solution to achieve defect tolerance
- 23 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Reconfiguring processor arrays using multiple-track models: the 3-track-1-spare-approachIEEE Transactions on Computers, 1993
- Fault-tolerant array processors using single-track switchesIEEE Transactions on Computers, 1989
- Reconfiguration of VLSI arrays by coveringIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Interstitial redundancy: an area efficient fault tolerance scheme for large area VLSI processor arraysIEEE Transactions on Computers, 1988
- Wafer-Scale Integration of Systolic ArraysIEEE Transactions on Computers, 1985