Minimizing FPGA interconnect delays
- 1 January 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 13 (4) , 16-23
- https://doi.org/10.1109/54.544532
Abstract
This original study concerns one important aspect of FPGA architecture: the design of its interconnect structure. Early SRAM-based FPGAs featured routing channels that consisted mostly of short wire segments. Joining two or more segments via routing switches formed longer segments. Long connections passing through several switches in series, however, produce a large delay. This occurs because pass-transistor switches have significant series resistance and parasitic capacitance. More recent SRAM-based products include wire segments of various lengths, but no previous study has investigated the trade-offs in selecting a particular routing architecture scheme. Since the wire segment lengths available in an FPGA are key to speed performance, this is the central theme of the research reported here.Keywords
This publication has 9 references indexed in Scilit:
- Optimization Of Channel Segmentation For Channelled Architecture FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Minimizing interconnection delays in array-based FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Third-generation architecture boosts speed and density of field-programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Segmented Routing for Speed-Performance and Routability in Field-Programmable Gate ArraysVLSI Design, 1996
- PathFinder: A Negotiation-Based Performance-Driven Router for FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- New performance-driven FPGA routing algorithmsPublished by Association for Computing Machinery (ACM) ,1995
- A performance and routablity driven router for FPGAs considering path delaysPublished by Association for Computing Machinery (ACM) ,1995
- On channel segmentation design for row-based FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983