Parallel processing architectures for rank order and stack filters
Open Access
- 1 May 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Signal Processing
- Vol. 42 (5) , 1178-1189
- https://doi.org/10.1109/78.295200
Abstract
Many architectures have been proposed for rank order and stack filtering. To achieve additional speedup in these structures requires the use of parallel processing techniques such as pipelining and block processing. Pipelining is well understood but few block architectures have been developed for rank order and stack filtering. Block processing is essential for additional speedup when the original architecture has reached the throughput limits caused by the underlying technology. A trivial block structure simply repeats a single input, single output structure to generate a multiple input, multiple output structure. Therefore the architecture can achieve speedups equal to the number of multiple outputs or the block size. However, unlike linear filters, the rank order and stack filter outputs are calculated using comparisons. It is possible to share these comparisons within the block structure and thus substantially reduce the size of the block structure. The authors introduce a systematic method for applying block processing to rank order filters and stack filters. This method takes advantage of shared comparisons within the block structure to generate a block filter with shared substructures whose complexity is reduced by up to one-third compared to the original filter structure times the block size. Furthermore, block processing is important for the generation of low power designs. A block structure can trade its increased speedup for a throughput equal to the original single output architecture but with a significantly lower power requirement. The power reduction in the trivial block structures is limited by the power supply voltage. They demonstrate how block structures with shared substructures allow them to continue decreasing the power consumption beyond the limit imposed by the supply voltageKeywords
This publication has 33 references indexed in Scilit:
- Efficient stack filter implementations of rank order filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Median filters: a tutorialPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Pipelining of lattice IIR digital filtersIEEE Transactions on Signal Processing, 1994
- A pipelined adaptive lattice filter architectureIEEE Transactions on Signal Processing, 1993
- Sorting network based architectures for median filtersIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1993
- A systematic approach for design of digit-serial signal processing architecturesIEEE Transactions on Circuits and Systems, 1991
- VLSI median filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1990
- Bit-serial realizations of a class of nonlinear filters based on positive Boolean functionsIEEE Transactions on Circuits and Systems, 1989
- Software and VLSI algorithms for generalized ranked order filteringIEEE Transactions on Circuits and Systems, 1987
- A unification of linear, median, order-statistics and morphological filters under mathematical morphologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985