Cost-effective approach for reducing soft error failure rate in logic circuits
Top Cited Papers
- 8 July 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1 (10893539) , 893-901
- https://doi.org/10.1109/test.2003.1271075
Abstract
No abstract availableKeywords
This publication has 28 references indexed in Scilit:
- On latching probability of particle induced transients in combinational networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On-line detection of logic errors due to crosstalk, delay, and transient faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Impact of CMOS technology scaling on the atmospheric neutron soft error rateIEEE Transactions on Nuclear Science, 2000
- Analysis of single-event effects in combinational logic-simulation of the AM2901 bitslice processorIEEE Transactions on Nuclear Science, 2000
- Cosmic ray neutron multiple-upset measurements in a 0.6-/spl mu/m CMOS processIEEE Transactions on Nuclear Science, 2000
- IBM experiments in soft fails in computer electronics (1978–1994)IBM Journal of Research and Development, 1996
- Soft-error Monte Carlo modeling program, SEMMIBM Journal of Research and Development, 1996
- Design and synthesis of self-checking VLSI circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Modeling diffusion and collection of charge from ionizing radiation in silicon devicesIEEE Transactions on Electron Devices, 1979
- Alpha-particle-induced soft errors in dynamic memoriesIEEE Transactions on Electron Devices, 1979