Architectural exploration and optimization for counter based hardware address generation
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 293-298
- https://doi.org/10.1109/edtc.1997.582373
Abstract
A set of automated system level techniques is presented for architectural exploration and optimization of counter based address generation units in real time signal processing systems. The goal is to explore different architectural alternatives available when mapping array references in order to select the most promising ones in area cost. The techniques are demonstrated on realistic test-vehicles, showing that architectural decision at early stages of the design process, can have a very large impact on the resulting area figure.Keywords
This publication has 11 references indexed in Scilit:
- Time constrained allocation and assignment techniques for high throughput signal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Instruction set design and optimizations for address computation in DSP architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power exploration for data dominated video applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- ADOPT: efficient hardware address generation in distributed memory architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A specification invariant technique for operation cost minimisation in flow-graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimization of address generator hardwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PHIDEO: a silicon compiler for high speed algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Address calculation for retargetable compilation and exploration of instruction-set architecturesPublished by Association for Computing Machinery (ACM) ,1996
- New address-generation-unit architecture for video signal processingPublished by SPIE-Intl Soc Optical Eng ,1991
- Cathedral-IIIPublished by Association for Computing Machinery (ACM) ,1991