A new method for the minimization of memory area in high level synthesis
- 1 January 1991
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Splicer: a heuristic approach to connectivity bindingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Memory, control and communications synthesis for scheduled algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Interconnect optimisation during data path allocationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- System synthesis using behavioural descriptionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Algorithms for hardware allocation in data path synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Architectural synthesis for DSP silicon compilersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Scheduling and binding algorithms for high-level synthesisPublished by Association for Computing Machinery (ACM) ,1989
- Integrated scheduling and binding: a synthesis approach for design space explorationPublished by Association for Computing Machinery (ACM) ,1989
- REAL: a program for REgister ALlocationPublished by Association for Computing Machinery (ACM) ,1987
- HAL: A Multi-Paradigm Approach to Automatic Data Path SynthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986