An asynchronous dataflow FPGA architecture
- 27 September 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 53 (11) , 1376-1392
- https://doi.org/10.1109/tc.2004.88
Abstract
We discuss the design of a high-performance field programmable gate array (FPGA) architecture that efficiently prototypes asynchronous (clockless) logic. In this FPGA architecture, low-level application logic is described using asynchronous dataflow functions that obey a token-based compute model. We implement these dataflow functions using finely pipelined asynchronous circuits that achieve high computation rates. This asynchronous dataflow FPGA architecture maintains most of the performance benefits of a custom asynchronous design, while also providing postfabrication logic reconfigurability. We report results for two asynchronous dataflow FPGA designs that operate at up to 400 MHz in a typical TSMC 0.25 /spl mu/m CMOS process.Keywords
This publication has 17 references indexed in Scilit:
- Energy-efficient pipelinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A self clocked FPGA for general purpose logic emulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The design of an asynchronous MIPS R3000 microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PCA-1: a fully asynchronous, self-reconfigurable LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Interconnect pipelining in a throughput-intensive FPGA architecturePublished by Association for Computing Machinery (ACM) ,2001
- HSRAPublished by Association for Computing Machinery (ACM) ,1999
- Slack elasticity in concurrent computingPublished by Springer Nature ,1998
- Signal processing at 250 MHz using high-performance FPGA'sPublished by Association for Computing Machinery (ACM) ,1997
- Asynchronous FPGA architecturesIEE Proceedings - Computers and Digital Techniques, 1996
- The Limitations to Delay-Insensitivity in Asynchronous CircuitsPublished by Springer Nature ,1990