Energy-efficient pipelines
- 23 April 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We discuss the design of energy-efficient pipelines for asynchronous VLSI architectures. To maximize throughput in asynchronous pipelines it is often necessary to insert buffer stages, increasing the energy overhead Instead of optimizing pipelines for minimum energy or maximum throughput, we consider a joint energy-time metric of the form E/spl tau//sup /spl alpha// where E is the energy per operation and /spl tau/ is the time per operation. We show that pipelines optimized for the E/spl tau//sup /spl alpha// energy-time metric may need fewer buffer stages and we give bounds when such stages can be removed. We present several common asynchronous pipeline structures and their energy-time optimized solutions.Keywords
This publication has 8 references indexed in Scilit:
- Low-power digital designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The design of an asynchronous MIPS R3000 microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Width-adaptive data word architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Precise exceptions in asynchronous processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Towards an energy complexity of computationInformation Processing Letters, 2001
- Slack elasticity in concurrent computingPublished by Springer Nature ,1998
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- Compiling communicating processes into delay-insensitive VLSI circuitsDistributed Computing, 1986