Arithmetic error analysis of a new reciprocal cell
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- WSI architecture for L-U decomposition: a radar array processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Novel reciprocal and square-root VLSI cell: architecture and application to signal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A wafer-scale 170000-gate FFT processor with built-in test circuitsIEEE Journal of Solid-State Circuits, 1988
- Systolic implementation on Kalman filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1988
- A New Class of Digital Division MethodsIRE Transactions on Electronic Computers, 1958