On achieving complete testability of synchronous sequential circuits with synchronizing sequences
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1007-1016
- https://doi.org/10.1109/test.1994.528050
Abstract
A completely testable circuit does not have any undetectable or redundant faults. We consider the problem of making synchronous sequential circuits that have synchronizing sequences completely testable for stuck-at faults. The method proposed is based on the removal of logic corresponding not only to redundant faults, but also to some undetectable yet irredundant faults. Thus, the proposed approach reduces the circuit size in addition to reducing or eliminating the extra hardware that may be otherwise necessary to render the circuit completely testable. A theoretical framework for achieving this goal was established earlier (1993). In this work, we give a detailed procedure based on the concepts of the previous work and give experimental results of its application.Keywords
This publication has 16 references indexed in Scilit:
- Sequential Redundancy Identification Using Verification TechniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Exact calculation of synchronization sequences based on binary decision diagramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Combinational ATPG theorems for identifying untestable faults in sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Application of homing sequences to synchronous sequential circuit testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On identifying undetectable and redundant faults in synchronous sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On the initialization of sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Increasing fault coverage for synchronous sequential circuits by the multiple observation time test strategyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test generation for synchronous sequential circuits using multiple observation timesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A theory and implementation of sequential hardware equivalenceIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- On achieving a complete fault coverage for sequential machines using the transition fault modelPublished by Association for Computing Machinery (ACM) ,1991