Rapid system prototyping for high performance reconfigurable computing
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Hardware implementation of a nonlinear processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Floating-point nonlinear DSP coprocessor cell-two cycle chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Rapid prototyping of parallel processing systems on TESH networkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Real-time prototyping in microprocessor/accelerator symbiosisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Nonlinear DSP coprocessor cells-one and two cycle chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 4.1-ns compact 54×54-b multiplier utilizing sign-select Booth encodersIEEE Journal of Solid-State Circuits, 1997
- An image processing IC for backprojection and spatial histogramming in a pipelined arrayIEEE Journal of Solid-State Circuits, 1993
- An architecture for WSI rapid prototypingComputer, 1992
- A monolithic Hough transform processor based on restructurable VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- A wafer-scale digital integrator using restructurable VSLIIEEE Transactions on Electron Devices, 1985