Ultrashallow junctions for ULSI using As/sub 2//sup +/ implantation and rapid thermal anneal
- 1 October 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 13 (10) , 507-509
- https://doi.org/10.1109/55.192816
Abstract
Using As/sub 2//sup +/ ion implantation and rapid thermal anneal, 40-nm n/sup +/-p junctions are realized. The junction formed with p/sup -/ substrate shows very low leakage current (<0.5 nA/cm/sup 2/) up to 2-V reverse bias. The introduction of a heavily doped (10/sup 18/ cm/sup -3/ level) p region generates a significantly higher leakage current due to the onset of band-to-band tunneling. Using varied geometry devices with a given area, the major tunneling current is shown to be confined in the perimeter of the device, and a method to suppress this leakage is suggested.Keywords
This publication has 10 references indexed in Scilit:
- 89-GHz f/sub T/ room-temperature silicon MOSFETsIEEE Electron Device Letters, 1992
- A new recombination model for device simulation including tunnelingIEEE Transactions on Electron Devices, 1992
- MOSFET scaling limits determined by subthreshold conductionIEEE Transactions on Electron Devices, 1989
- Subquarter-micrometer gate-length p-channel and n-channel MOSFETs with extremely shallow source-drain junctionsIEEE Transactions on Electron Devices, 1989
- Temperature and Time Dependence of Dopant Enhanced Diffusion in Self‐Ion Implanted SiliconJournal of the Electrochemical Society, 1987
- Device-grade ultra-shallow junctions fabricated with antimonyIEEE Electron Device Letters, 1986
- Antimony and arsenic segregation at Si-SiO2interfacesIEEE Electron Device Letters, 1985
- Generalized scaling theory and its application to a ¼ micrometer MOSFET designIEEE Transactions on Electron Devices, 1984
- Tunneling in base-emitter junctionsIEEE Transactions on Electron Devices, 1983
- Generalized guide for MOSFET miniaturizationIEEE Electron Device Letters, 1980