Test time reduction in scan designed circuits
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Selectable Length Partial Scan: A Method to Reduce Vector LengthPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Sequential Circuit Test Generator (STG) benchmark resultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An economical scan design for sequential logic test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Ordering storage elements in a single scan chainPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Pascant: a partial scan and test generation systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On determining scan flip-flops in partial-scan designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Partial scan by use of empirical testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002