An ASIC Design of a High-Speed Clock and Data Recovery Circuit
- 1 November 2011
- journal article
- Published by Trans Tech Publications, Ltd. in Advanced Materials Research
- Vol. 403-408, 1218-1223
- https://doi.org/10.4028/www.scientific.net/amr.403-408.1218
Abstract
Clock and Data Recovery (CDR) means that the digital data streams are sent without an accompanying clock signal. A digital CDR circuit is proposed as it does not depend on the special analog process and provide higher immunity to the noise. This design is fabricated using 0.13μm standard process and the circuit can support up to 5 GHz data rate to support the high speed standard. Compared to other CDR design with more advanced technology, our implementation can have similar performance but the manufacturing cost can be reduced.Keywords
This publication has 9 references indexed in Scilit:
- A 5Gb/s low-power PCI express/USB3.0 ready PHY in 40nm CMOS technology with high-jitter immunityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- A Low-Power, Fast Acquisition, Data Recovery Circuit With Digital Threshold Decision for SFI-5 ApplicationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009
- Designing BangBang PLLs for Clock and Data Recovery in Serial Data Transmission SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- A 2.5 Gb/s, Low Power Clock and Data Recovery CircuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A Digital Clock and Data Recovery Architecture for Multi-Gigabit/s Binary LinksIEEE Journal of Solid-State Circuits, 2006
- A 2.5Gbps Burst-Mode Clock and Data Recovery CircuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A 10-gb/s CMOS clock and data recovery circuit with an analog phase interpolatorIEEE Journal of Solid-State Circuits, 2005
- A 10Gb/s CDR with a half-rate bang-bang phase detectorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Jitter analysis of a PLL-based CDR with a bang-bang phase detectorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003