A process/physics-based compact model for nonclassical CMOS device and circuit design
- 1 June 2004
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 48 (6) , 919-926
- https://doi.org/10.1016/j.sse.2003.12.030
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Scaling fully depleted SOI CMOSIEEE Transactions on Electron Devices, 2003
- Non-classical CMOS device designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Mobility enhancement via volume inversion in double-gate MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Speed superiority of scaled double-gate CMOSIEEE Transactions on Electron Devices, 2002
- Extremely scaled double-gate CMOS performance projections, including GIDL-controlled off-state currentIEEE Transactions on Electron Devices, 1999
- Moderate inversion in MOS devicesSolid-State Electronics, 1982