A Novel Cache Design for Vector Processing
- 25 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 362-371
- https://doi.org/10.1109/isca.1992.753332
Abstract
First Page of the Article Author(s) Liping Wu Yang The University of Rhode IslandKeywords
This publication has 12 references indexed in Scilit:
- Cache performance of vector processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On randomly interleaved memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Data prefetching in multiprocessor vector cache memoriesPublished by Association for Computing Machinery (ACM) ,1991
- The cache performance and optimizations of blocked algorithmsPublished by Association for Computing Machinery (ACM) ,1991
- Block, multistride vector, and FFT accesses in parallel memory systemsIEEE Transactions on Parallel and Distributed Systems, 1991
- A case for direct-mapped cachesComputer, 1988
- Vector Computer Memory Bank ContentionIEEE Transactions on Computers, 1987
- On the effective bandwidth of interleaved memories in vector processor systemsIEEE Transactions on Computers, 1985
- The Prime Memory System for Array AccessIEEE Transactions on Computers, 1982
- The Organization and Use of Parallel MemoriesIEEE Transactions on Computers, 1971