CMOS tapered buffer

This publication has 8 references indexed in Scilit:

• Influence of device parameters on the switching speed of BiCMOS buffers
  IEEE Journal of Solid-State Circuits, 1989
• CMOS Circuit Speed and Buffer Optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Optimization and scaling of CMOS-bipolar drivers for VLSI interconnects
  IEEE Transactions on Electron Devices, 1986
• Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits
  IEEE Journal of Solid-State Circuits, 1984
• Driving large capacitance in MOS LIS systems
  IEEE Journal of Solid-State Circuits, 1984
• CMOS circuit optimization
  Solid-State Electronics, 1983
• The use of threshold functions and Boolean-controlled network elements for macromodeling of LSI circuits
  IEEE Journal of Solid-State Circuits, 1978
• Comments on "An optimized output stage for MOS integrated circuits" [with reply]
  IEEE Journal of Solid-State Circuits, 1975