Digital characteristics of CMOS devices at cryogenic temperatures
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 24 (1) , 158-164
- https://doi.org/10.1109/4.16315
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- Low temperature MOS device modelingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Operational characteristics of CMOS op-amps at cryogenic temperaturesSolid-State Electronics, 1988
- A physically based mobility model for MOSFET numerical simulationIEEE Transactions on Electron Devices, 1987
- A semi-empirical model of the MOSFET inversion layer mobility for low-temperature operationIEEE Transactions on Electron Devices, 1987
- Performance and hot-carrier effects of small CRYO-CMOS devicesIEEE Transactions on Electron Devices, 1987
- Low-temperature mobility behaviour in submicron MOSFETs and related determination of channel length and series resistanceSolid-State Electronics, 1986
- Some CMOS device constraints at low temperaturesIEEE Electron Device Letters, 1985
- Design considerations in single-channel MOS analog integrated circuits-a tutorialIEEE Journal of Solid-State Circuits, 1978
- The role of low temperatures in the operation of logic circuitryProceedings of the IEEE, 1970
- MOST's at cryogenic temperaturesSolid-State Electronics, 1968