A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC
Open Access
- 1 April 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 29 (4) , 509-515
- https://doi.org/10.1109/4.280701
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- A 12 b 20 MS/s ripple-through ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 15 b 1 Ms/s digitally self-calibrated pipeline ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A CMOS 13-b cyclic RSD A/D converterIEEE Journal of Solid-State Circuits, 1992
- A 10-b 20-Msample/s analog-to-digital converterIEEE Journal of Solid-State Circuits, 1992
- Digital-domain calibration of multistep analog-to-digital convertersIEEE Journal of Solid-State Circuits, 1992
- A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOSIEEE Journal of Solid-State Circuits, 1991
- A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converterIEEE Journal of Solid-State Circuits, 1988
- A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheralIEEE Journal of Solid-State Circuits, 1987
- Reference refreshing cyclic analog-to-digital and digital-to-analog convertersIEEE Journal of Solid-State Circuits, 1986
- A self-calibrating 15 bit CMOS A/D converterIEEE Journal of Solid-State Circuits, 1984