Analysis of redundant structures in combinational circuits

This publication has 6 references indexed in Scilit:

• CURRENT VS. LOGIC TESTING OF GATE OXIDE SHORT, FLOATING GATE AND BRIDGING FAILURES IN CMOS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Evaluation and improvement of Boolean comparison method based on binary decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• One-pass redundancy identification and removal
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• Test generation for current testing (CMOS ICs)
  IEEE Design & Test of Computers, 1990
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Binary Decision Diagrams
  IEEE Transactions on Computers, 1978