One-pass redundancy identification and removal
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- The Best Flip-Flops to ScanPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dynamic redundancy identification in automatic test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Identification of undetectable faults in combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Redundancy removal and simplification of combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An ATPG-based approach to sequential logic optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On removing redundancy in sequential circuitsPublished by Association for Computing Machinery (ACM) ,1991
- SMART And FAST: Test Generation for VLSI Scan-Design CircuitsIEEE Design & Test of Computers, 1986
- Polynomially Complete Fault Detection ProblemsIEEE Transactions on Computers, 1975
- Fault Detection in Redundant CircuitsIEEE Transactions on Electronic Computers, 1967