Reduced RC models for IC interconnections with coupling capacitances
- 2 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 132-136
- https://doi.org/10.1109/edac.1992.205908
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Extracting simple but accurate RC models for VLSI interconnectPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- DARSI: RC data reduction (VLSI simulation)IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Calculation of signal delay in integrated interconnectionsIEEE Transactions on Circuits and Systems, 1989
- Signal delay in RC mesh networksIEEE Transactions on Circuits and Systems, 1985
- Approximation of wiring delay in MOSFET LSIIEEE Journal of Solid-State Circuits, 1983
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948