DARSI: RC data reduction (VLSI simulation)

This publication has 26 references indexed in Scilit:

• An investigation on parasitic couplings and feedback loops in the CMOS circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Extracting simple but accurate RC models for VLSI interconnect
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• RC trees revisited
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A system for critical path analysis based on back annotation and distributed interconnect impedance models
  Microelectronics Journal, 1988
• CAMELEON: a process-tolerant symbolic layout system
  IEEE Journal of Solid-State Circuits, 1988
• CATHEDRAL-II—a computer-aided synthesis system for digital signal processing VLSI systems
  Computer-Aided Engineering Journal, 1988
• DIALOG: An Expert Debugging System for MOSVLSI Design
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• Signal delay in RC mesh networks
  IEEE Transactions on Circuits and Systems, 1985
• Monotone sensitivity of nonlinear uniform RC transmission lines, with application to timing analysis of digital MOS integrated circuits
  IEEE Transactions on Circuits and Systems, 1985
• The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers
  Journal of Applied Physics, 1948