Hierarchical fault modeling for linear analog circuits
- 1 January 1996
- journal article
- Published by Springer Nature in Analog Integrated Circuits and Signal Processing
- Vol. 10 (1-2) , 89-99
- https://doi.org/10.1007/bf00713981
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Analogue fault simulation based on layout dependent fault modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fault simulation of linear analog circuitsJournal of Electronic Testing, 1993
- RICEPublished by Association for Computing Machinery (ACM) ,1991
- VLASIC: A Catastrophic Fault Yield Simulator for Integrated CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Topology dependence of floating gate faults in MOS integrated circuitsElectronics Letters, 1986
- Analogue circuits fault dictionary—new approaches and implementationInternational Journal of Circuit Theory and Applications, 1985
- Inductive Fault Analysis of MOS Integrated CircuitsIEEE Design & Test of Computers, 1985
- FABRICS II: A Statistically Based IC Fabrication Process SimulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- Switched Capacitor CircuitsPublished by Springer Nature ,1984
- Analog multifrequency fault diagnosisIEEE Transactions on Circuits and Systems, 1983