YOR: a yield-optimizing routing algorithm by minimizing critical areas and vias
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 12 (9) , 1303-1311
- https://doi.org/10.1109/43.240078
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Recent advances in VLSI layoutProceedings of the IEEE, 1990
- DTR: a defect-tolerant routing algorithmPublished by Association for Computing Machinery (ACM) ,1989
- Via minimization for gridless layoutsPublished by Association for Computing Machinery (ACM) ,1987
- Compacted channel routing with via placement restrictionsIntegration, 1986
- On yield, fault distributions, and clustering of particlesIBM Journal of Research and Development, 1986
- Modeling of Lithography Related Yield Losses for CAD of VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Inductive Fault Analysis of MOS Integrated CircuitsIEEE Design & Test of Computers, 1985
- Modeling of defects in integrated circuit photolithographic patternsIBM Journal of Research and Development, 1984
- Modeling of Integrated Circuit Defect SensitivitiesIBM Journal of Research and Development, 1983
- Efficient Algorithms for Channel RoutingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982