Design and Analysis of Stacked Power Amplifier in Series-Input and Series-Output Configuration
- 10 December 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Microwave Theory and Techniques
- Vol. 55 (12) , 2802-2812
- https://doi.org/10.1109/tmtt.2007.909147
Abstract
The stacked-device power-combining technique is a proven method to increase the output power and load impedance of a power amplifier (PA) simultaneously. The series-input configuration is physically realizable for multicell stacked device configuration in monolithic circuits. The series-input and series-output stack configuration is rigorously analyzed and proven to increase both the input impedance and output impedance simultaneously, easing the matching circuit designs in high PAs. The effects of asymmetry of the input feed and amplifier cells due to distributed effects and process variation on the performance of the stack amplifier are discussed. A four-cell HBT amplifier operating at 5-6 GHz is demonstrated to validate the circuit concept.Keywords
This publication has 10 references indexed in Scilit:
- An HBT Four-Cell Monolithic Stacked Power AmplifierPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A 1.9-GHz CMOS Power Amplifier Using Three-Port Asymmetric Transmission Line Transformer for a Polar TransmitterIEEE Transactions on Microwave Theory and Techniques, 2007
- A 20 dBm Linear RF Power Amplifier Using Stacked Silicon-on-Sapphire MOSFETsIEEE Microwave and Wireless Components Letters, 2006
- Analysis of Reliability and Power Efficiency in Cascode Class-E PAsIEEE Journal of Solid-State Circuits, 2006
- Ultra-Broadband GaAs HIFET MMIC PAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- High-Voltage FET Amplifiers for Satellite and Phased-Array ApplicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The high voltage/high power FET (HiVP)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 2.4-ghz 0.18-μm cmos self-biased cascode power amplifierIEEE Journal of Solid-State Circuits, 2003
- A new power amplifier topology with series biasing and power combining of transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Transformer coupled stacked FET power amplifiersIEEE Journal of Solid-State Circuits, 1999