An architectural level test generator based on nonlinear equation solving
- 1 May 1993
- journal article
- Published by Springer Nature in Journal of Electronic Testing
- Vol. 4 (2) , 137-150
- https://doi.org/10.1007/bf00971643
Abstract
No abstract availableKeywords
This publication has 21 references indexed in Scilit:
- Hierarchical test pattern generation based on high-level primitivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A framework and method for hierarchical test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Beta: behavioral testability analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An architectural level test generator for a hierarchical design environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Speed up of test generation using high-level primitivesPublished by Association for Computing Machinery (ACM) ,1990
- ProofsPublished by Association for Computing Machinery (ACM) ,1990
- Sequential test generation at the register-transfer and logic levelsPublished by Association for Computing Machinery (ACM) ,1990
- Test generation for sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- A hierarchical approach test vector generationPublished by Association for Computing Machinery (ACM) ,1987
- Controllability/observability analysis of digital circuitsIEEE Transactions on Circuits and Systems, 1979