A Very Compact S-Box for AES
Top Cited Papers
- 1 January 2005
- book chapter
- Published by Springer Nature
- p. 441-455
- https://doi.org/10.1007/11545262_32
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- A Very Compact Rijndael S-boxPublished by Defense Technical Information Center (DTIC) ,2005
- A Systematic Evaluation of Compact Hardware Implementations for the Rijndael S-BoxPublished by Springer Nature ,2005
- A 10 Gbps full-AES crypto design with a twisted-BDD S-Box architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A fully pipelined memoryless 17.8 Gbps AES-128 encryptorPublished by Association for Computing Machinery (ACM) ,2003
- An Optimized S-Box Circuit Architecture for Low Power AES DesignPublished by Springer Nature ,2003
- Very Compact FPGA Implementation of the AES AlgorithmPublished by Springer Nature ,2003
- An ASIC Implementation of the AES SBoxesPublished by Springer Nature ,2002
- A Compact Rijndael Hardware Architecture with S-Box OptimizationPublished by Springer Nature ,2001
- Efficient Rijndael Encryption Implementation with Composite Field ArithmeticPublished by Springer Nature ,2001