On achieving zero aliasing for modeled faults
- 2 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 291-299
- https://doi.org/10.1109/edac.1992.205941
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- 3-Weight Pseudo-Random Test Generation Based on a Deterministic Test SetPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A new framework for designing and analyzing BIST techniques: computation of exact aliasing probabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Zero aliasing compressionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Computation of exact fault coverage for compact testing schemesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- An analytical model for the aliasing probability in signature analysis testingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- An analysis of the probabilistic behavior of linear feedback signature registersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Bounds and analysis of aliasing errors in linear feedback shift registersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- A Unified View of Test Compression MethodsIEEE Transactions on Computers, 1987
- Built-In Self-Test StructuresIEEE Design & Test of Computers, 1985
- Design for Autonomous TestIEEE Transactions on Computers, 1981