Device and process optimization for a low voltage enhancement mode power heterojunction FET for portable applications
- 22 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A manufacturable complementary GaAs processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High efficiency LDMOS power FET for low voltage wireless communicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A high efficiency complementary GaAs power FET technology for single supply portable applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Enhancement-mode GaAs MESFET technology for low consumption power and low noise applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A true enhancement mode single supply power HFET for portable applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-efficiency, small-chip AlGaAs/GaAs power HBTs for low-voltage digital cellular phonesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Realization of n-channel and p-channel high-mobility (Al,GA)As/GaAs heterostructure insulating gate FET's on a planar wafer surfaceIEEE Electron Device Letters, 1985