Substrate influences on fully depleted enhancement mode SOI MOSFETs at room temperature and at 77 K
- 31 January 1997
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 41 (1) , 111-119
- https://doi.org/10.1016/s0038-1101(96)00126-8
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Advanced manufacturing of SIMOX for low power electronicsSolid-State Electronics, 1996
- Subthreshold slope of long-channel, accumulation-mode p-channel SOI MOSFETsSolid-State Electronics, 1994
- An analytical back-gate bias effect model for ultrathin SOI CMOS devicesIEEE Transactions on Electron Devices, 1993
- Model for the potential drop in the silicon substrate for thin-film SOI MOSFETsElectronics Letters, 1990
- Subthreshold slope in thin-film SOI MOSFETsIEEE Transactions on Electron Devices, 1990
- Two-dimensional simulation and measurement of high-performance MOSFETs made on a very thin SOI filmIEEE Transactions on Electron Devices, 1989
- MOS device modeling at 77 KIEEE Transactions on Electron Devices, 1989
- Short-channel effect in fully depleted SOI MOSFETsIEEE Transactions on Electron Devices, 1989
- High-performance SOI-CMOS Transistors in oxygen-implanted silicon without epitaxyIEEE Electron Device Letters, 1987
- Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET'sIEEE Transactions on Electron Devices, 1983