A detailed analysis and electrical modeling of gate oxide shorts in MOS transistors
- 1 June 1996
- journal article
- fault modeling
- Published by Springer Nature in Journal of Electronic Testing
- Vol. 8 (3) , 229-239
- https://doi.org/10.1007/bf00133386
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- The effect of metallic impurities on the dielectric breakdown of oxides and some new ways of avoiding themPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A detailed analysis of GOS defects in MOS transistors: testing implications at circuit levelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Evaluation technique of gate oxide damageIEEE Transactions on Semiconductor Manufacturing, 1994
- High field emission related thin oxide wearout and breakdownPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- Quiescent current analysis and experimentation of defective CMOS circuitsJournal of Electronic Testing, 1992
- Approach to the analysis of gate oxide shorts in CMOS digital circuitsMicroelectronics Reliability, 1992
- Modeling of gate oxide shorts in MOS transistorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- On physical models for gate oxide breakdownIEEE Electron Device Letters, 1984