Scaling, optimization and design considerations of electrostatic discharge protection circuits in CMOS technology
- 31 October 1994
- journal article
- Published by Elsevier in Journal of Electrostatics
- Vol. 33 (3) , 327-356
- https://doi.org/10.1016/0304-3886(94)90038-8
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- A high-performance 0.25- mu m CMOS technology. I. Design and characterizationIEEE Transactions on Electron Devices, 1992
- Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parametersIEEE Transactions on Electron Devices, 1991
- Kerr electro-optic field mapping measurements in water using parallel cylindrical electrodesJournal of Applied Physics, 1983
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974
- Pulse Power Failure Modes in SemiconductorsIEEE Transactions on Nuclear Science, 1970
- Determination of Threshold Failure Levels of Semiconductor Diodes and Transistors Due to Pulse VoltagesIEEE Transactions on Nuclear Science, 1968