A parallel architecture for multilevel decision feedback equalization

This publication has 16 references indexed in Scilit:

• Design, Performance, And Extensions Of The Ram-dfe Architecture
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• A comparison of analog DFE architectures for disk-drive applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A mixed-signal decision-feedback equalizer that uses a look-ahead architecture
  IEEE Journal of Solid-State Circuits, 1997
• A high speed, low power PRML read channel device
  IEEE Transactions on Magnetics, 1995
• Characterization of the read/write process for magnetic recording
  IEEE Transactions on Magnetics, 1995
• A 7 Mbyte/s (65 MHz), mixed-signal, magnetic recording channel DSP using partial response signaling with maximum likelihood detection
  IEEE Journal of Solid-State Circuits, 1994
• An analog CMOS Viterbi detector for digital magnetic recording
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• A PRML system for digital magnetic recording
  IEEE Journal on Selected Areas in Communications, 1992
• Analog implementations of sampling detectors
  IEEE Transactions on Magnetics, 1991
• An adaptive RAM-DFE for storage channels
  IEEE Transactions on Communications, 1991