Modelling of low noise InP based HEMTs
- 1 September 1995
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 211-216
- https://doi.org/10.1109/euma.1995.336948
Abstract
A device model for both high frequency small signal and noise behaviour of InP-HEMTs, depending on both gate and drain source voltage has been developed. It could be shown, that the optimum gate bias for low noise is, when the drain current is reduced to one third the value required for maximum gain. However, it was found that the optimum gate source voltage is frequency dependent. Regarding the source drain voltage, lowest noise is observed at the start of the saturation region, i.e. Vds, = 0.6 V. Since the model includes not only the intrinsic channel and induced gate noise sources but also Johnson noise of the extrinsic elements, it can be used to model scaling effects of the noise behaviour. It could be shown, that lowest noise is observed for a single-finger HEMT with a gate width of 40 μm. Multi-finger layouts are preferable for gate widths above 70 μm.Keywords
This publication has 5 references indexed in Scilit:
- InP-based HEMTs for microwave and millimeter-wave applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new noise model of HFET with special emphasis on gate-leakageIEEE Electron Device Letters, 1995
- A noise model for high electron mobility transistorsIEEE Transactions on Electron Devices, 1994
- A super low-noise 0.1 mu m T-gate InAlAs-InGaAs-InP HEMTIEEE Microwave and Guided Wave Letters, 1991
- Signal and Noise Properties of Gallium Arsenide Microwave Field-Effect TransistorsPublished by Elsevier ,1975