A Layout Verification System for Analog Bipolar Integrated Circuits
- 1 January 1983
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 0738100X,p. 353-359
- https://doi.org/10.1109/dac.1983.1585673
Abstract
A new layout verification system, called ALAS (A Layout Analysis System) is presented. Its main intention is to tackle the particular verification problems of analog bipolar circuits. At present, the system comprises four main parts: a device recognition program produces a list of devices, a plot program converts these data to a layout-oriented circuit diagram, a connectivity analysis program yields device-oriented or net-oriented descriptions of the derived circuit and a network comparison program tests the consistency of this actual circuit with the intended nominal one. A fifth program, that will calculate the parameters of the actual circuit, is under development. To derive the actual circuit from layout ALAS uses geometrical mask data only; no additional circuit information is needed. If not available from the design system, a description of the nominal circuit may be supplied manually in a SPICE-like input format.Keywords
This publication has 6 references indexed in Scilit:
- A Mask Pattern Analyzer With Circuit Check Data And Logic Simulation OutputsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Computer aided synthesis of an IC electrical diagram from mask dataPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A layout checking system for large scale integrated circuitsPublished by Association for Computing Machinery (ACM) ,1988
- PANAMAP-B: A Mask Verification System for Bipolar ICPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- LSI Layout Checking Using Bipolar Device Recognition TechniquePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Theory of multiplace graphsIEEE Transactions on Circuits and Systems, 1975