LSI Layout Checking Using Bipolar Device Recognition Technique
- 1 January 1979
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Layout errors often result in nonfunctioning devices that still adhere to all layout tolerance rules. Reported here is a method for locating such errors in addition to the tolerance rule checking.Keywords
This publication has 6 references indexed in Scilit:
- A layout checking system for large scale integrated circuitsPublished by Association for Computing Machinery (ACM) ,1988
- Fast algorithm for LSI artwork analysisPublished by Association for Computing Machinery (ACM) ,1988
- Unified Shapes Checker - A Checking Tool for LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Design Rule Verification Based on One Dimensional ScansPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- Characterization and modeling of bipolar transistors fabricated with combined oxide and diffused isolation structuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1975
- XYTOLR-A Computer Program for Integrated Circuit Mask Design CheckoutBell System Technical Journal, 1972