Inductive verification of iterative systems

This publication has 14 references indexed in Scilit:

• Extended BDD's: trading off canonicity for structure in verification algorithms
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Design verification and reachability analysis using algebraic manipulation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• ATPG aspects of FSM verification
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Efficient implementation of a BDD package
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A unified framework for the formal verification of sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On the comparison of HOL and Boyer-Moore for formal hardware verification
  Formal Methods in System Design, 1993
• Representing circuits more efficiently in symbolic model checking
  Published by Association for Computing Machinery (ACM) ,1991
• Reasoning about networks with many identical finite state processes
  Information and Computation, 1989
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Theories of automata on ω-tapes: A simplified approach
  Journal of Computer and System Sciences, 1974