Simulation of wafer-scale GTO thyristors in circuits
- 1 April 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Power Electronics
- Vol. 6 (2) , 308-313
- https://doi.org/10.1109/63.76818
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Bipolar MOS power device simulator TonaddeIIc taking into account external circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Scaling laws and performance limitations of power turn-off devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design consideration for large current GTOPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Simulation of switching processes in turn-off thyristorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Characterizing the turn-off performance of multi-cathode GTO thyristors using thermal imagingIEEE Transactions on Power Electronics, 1990
- Two dimensional simulation of power devices with circuit boundary conditionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Two-dimensional numerical analysis of turn-off process in a GTO under inductive loadIEEE Transactions on Electron Devices, 1985
- A time- and temperature-dependent two-dimensional simulation of GTO turnoff process II—Inductive load caseSolid-State Electronics, 1985
- Device modelingProceedings of the IEEE, 1983
- A physical model for the dependence of carrier lifetime on doping density in nondegenerate siliconSolid-State Electronics, 1982