A serial scan test vector compression methodology
- 30 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 981-988
- https://doi.org/10.1109/test.1993.470601
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Optimal Seguencing of Scan RegistersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Parity-Scan Design to Reduce the Cost of Test ApplicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Selectable Length Partial Scan: A Method to Reduce Vector LengthPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Advanced automatic test pattern generation and redundancy identification techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Ordering storage elements in a single scan chainPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design for Testability—A SurveyIEEE Transactions on Computers, 1982