Design of integrated circuits fully testable for delay-faults and multifaults

This publication has 12 references indexed in Scilit:

• On the design of robust multiple fault testable CMOS combinational logic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A method of delay fault test generation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• On path selection in combinational logic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• On the design of robust testable CMOS combinational logic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Testability-preserving circuit transformations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Synthesis and optimization procedures for robustly delay-fault testable combinational logic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Design of multioutput CMOS combinational logic circuits for robust testability
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• An introduction to hidden Markov models
  IEEE ASSP Magazine, 1986
• Diagnosis & Reliable Design of Digital Systems
  Published by Springer Nature ,1976