Bridging faults and their implication to PLAs
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 852-859
- https://doi.org/10.1109/test.1990.114103
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Electrical properties and detection methods for CMOS IC defectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Built-in self-test for large embedded CMOS folded PLAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design of large embedded CMOS PLAs for built-in self-testIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- A New Approach to the Design of Testable PLA'sIEEE Transactions on Computers, 1987
- Lower Overhead Design for Testability of Programmable Logic ArraysIEEE Transactions on Computers, 1986
- Digital CMOS Circuit DesignPublished by Springer Nature ,1986
- Implementing a Built-In Self-Test PLA DesignIEEE Design & Test of Computers, 1985
- A Testable PLA Design with Low Overhead and High Fault CoverageIEEE Transactions on Computers, 1984
- Testing for Bridging Faults (Shorts) in CMOS CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Bridging and Stuck-At FaultsIEEE Transactions on Computers, 1974