Event-Driven Modeling and Simulation of an Digital PLL
- 1 September 2006
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
An event-driven modeling and simulation technique, implemented in Matlab is presented in this paper. It enables rapid and accurate simulation as it only calculates the time instants of interest. This technique is successfully applied to behavioral modeling and simulation of a digital phase-locked loop. The simulation environment retains the flexibility of modeling and mathematical manipulation that characterizes Matlab. For example, it allows time-domain modeling phase noise of each component of a digital PLLKeywords
This publication has 6 references indexed in Scilit:
- All-digital PLL and GSM/edge transmitter in 90nm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Event-driven Simulation and modeling of phase noise of an RF oscillatorIEEE Transactions on Circuits and Systems I: Regular Papers, 2005
- A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A compact, low-power low-jitter digital PLLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A Novel All-Digital PLL With Software Adaptive FilterIEEE Journal of Solid-State Circuits, 2004
- A digitally controlled PLL for digital SOCsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003